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The semiconductor industry is highly competitive environment where
modest improvements in the manufacturing process can translate to significant
cost savings. An area where improvements can be realized is reducing the num-
ber of wafers that fail to meet their electrical specifications. Wafers that fail
to meet electrical specifications are scrapped, which negatively impacts yield
and increases manufacturing costs. Most of the existing semiconductor pro-
cess control research has focused on controlling individual steps during the
manufacturing process via run-to-run control, but almost no work has looked
at directly controlling device electrical characteristics. Since meeting electrical
specifications is so critical to reducing scrap a fab-wide electrical parameter
control scheme is proposed to directly control electrical parameter values. The
goal of the controller is reducing the variation in the electrical parameters. The
control algorithm uses a model to predict electrical parameter values after each
v
processing step. Based on this prediction the decision to make a control move
is made. If a control move is necessary, optimal adjustments for the sub-
sequent processing steps are determined. The process model is continually
updated so that it reflects the current process. A simple implementation using
a least squares model is first proposed. Simulations and an industrial case
study demonstrate the potential improvements that can be achieved with the
algorithm and the limitations of the simple implementation are discussed. A
partial least squares modeling and control algorithm combined with missing
data algorithms are proposed as enhancements to the electrical parameter con-
trol algorithm to address many of the issues faced when implementing such a
control strategy in real manufacturing environments. The enhancements take
the input variable correlations into account when making control moves and
utilize the correlation structure to make better model predictions. Simula-
tions are performed to determine the effectiveness of the enhancements. A
cost function formulation and a Bayesian based alternative are also presented
and evaluated. The cost function implementation uses a different method to
determine the optimal set points for the subsequent processing steps than the
other implementations use. Simulations are used to compare the cost function
formulation with the other methods presented. The Bayesian implementation
addresses the stochastic nature of the manufacturing process by dealing with
the probabilities of events occurring. A simulation of the Bayesian algorithm
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The semiconductor manufacturing industry is constantly faced with the
challenge of producing ever-smaller devices while continuing to remain prof-
itable. This goal has necessitated the move from 200mm to 300mm diameter
wafers where manufacturing efficiency can be improved and manufacturing
cost per unit area of silicon can be reduced. In the mean time, the critical
dimensions of VLSI devices keep shrinking, making it a constant challenge to
improve yields and maintain high throughput. In order to justify the capital
expenditures for 300mm fabrication facilities (fabs), maintaining operations
efficiency and high yields is critical. The International Technology Road Map
for Semiconductors has identified factory information and control systems as
critical technology for attaining high yield and cost effectiveness in fabrication
facilities [36]. The increase in weight of 300mm wafers requires the 300mm
fabs to have automated systems for transporting wafers between equipment
in the fab. The automated transportation requirements in 300mm fabs will
facilitate the use of other automated technologies creating more potential for
the integration of control and information systems as well.
Major factors affecting yield, cycle time, and manufacturing costs are
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the machine time lost and material wasted when wafers need to be scrapped.
Wafers can be scrapped for many reasons at various points in the manufactur-
ing process and one of these critical decision points is during wafer electrical
testing. Electrical testing is performed at the end of processing and electri-
cal data is taken for each wafer. The electrical test data taken at parametric
test are compared to product specifications to determine if wafers should be
scrapped. Large variations in electrical parameter measurements translate to
more wafers needing to be scrapped. Reducing electrical parameter variations
creates cost savings because scrapping fewer wafers saves on materials costs
and increases equipment utilization time. Since electrical parameter values
directly affect yield, effectively controlling the electrical parameter variation
is an important aspect of semiconductor manufacturing.
The general methodology for controlling electrical parameters has been
aimed at controlling the individual manufacturing processes that influence the
electrical characteristics of the devices being produced. The idea being that
reducing the output variations of each manufacturing step will decrease the
variations in the electrical parameters. This concept has helped to maintain
electrical parameter variations at manageable levels and very little research
has looked at other methods for improvement. The focus of this research
is on the design of a controller that reduces electrical parameter variations
by controlling the electrical parameters directly. This will result in increased
efficiency and cost savings in manufacturing.
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1.1 Device Electrical Characteristics
A 300mm wafer that has completed the manufacturing process contains
billions of transistors [35]. A diagram of a metal-oxide-silicon (MOS) transistor
is pictured in Figure 1.1. The source and the drain voltages applied to their
respective electrodes, in combination with the gate voltage, are used to turn
the transistor on and off by regulating the flow of current across the gate
channel, represented in the diagram by L. The thickness of the oxide, d, plays
an important role in device functionality because it directly affects the ability
of the oxide to act as a capacitor. The two regions labeled n+ are the doped
regions that affect the charge balance in the transistor. Two major electrical
characteristics of MOS devices are the threshold voltage and the drain current.
Threshold voltage is the minimum voltage that needs to be applied to the gate
for current to flow in the transistor and drive current is the current that flows
through the channel between source and drain when the transistor is on. It
is easy to see how the physical dimensions and of the device and the doping
concentrations affect the electrical properties of the transistor when looking at
the characteristic equations. The characteristic equation for threshold voltage,
VT , is shown in Equation 1.1













[(VG − VT )VD − 1
2
V 2D]. (1.2)
In the equation for threshold voltage Φms is the metal semiconductor
work function potential difference, Qi is the effective MOS interface charge,
Cox is the oxide capacitance, Qd is the depletion region charge, φF is the dif-
ference between the intrinsic and the Fermi energy levels, ε is the permittivity
of the oxide, and d is the oxide thickness. In the equation for drain current µn
is the electron mobility, Z is the width of the channel in the z direction, L is
the channel length, VG is the gate voltage, and VD is the drain voltage. Even
in the most basic MOS characteristic equations it is clear that the physical
dimensions of a device, such as oxide thickness and gate length, have a direct
impact on the device’s electrical performance. The doping concentrations of
the substrate, as well as the channel, affect the depletion region charge and
also have significant impact on electrical performance. As the complexity of
manufactured devices increases and device size decreases other geometries and
processing parameters begin to affect electrical performance as well. Devices
manufactured today also have many other electrical parameters of interest.
These include leakage current, which is especially important for mobile appli-
cations, ring oscillation frequency, which is a multi-transistor structure that
tests gate delay time for the whole wafer and is not device specific, parasitic
capacitances and resistances, and subthreshold slope.
The device geometries that are important to electrical functionality are
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patterned onto the wafer during manufacturing. Since it difficult to measure
these geometries for every transistor test structures designed for measurement
are also patterned onto the wafer. The test structures are measured after the
manufacturing process that defines them. Some of these measurements are
known as critical dimensions (CDs) and others are just known as metrology
data. A detailed description of the manufacturing process and all of the major
discrete processing steps that comprise it are outlined below, along with the
CD and metrology measurements and measurement methods that are associ-
ated with them. Further details can be found in [38, 62, 65].
Figure 1.1: Diagram of a basic MOS transistor [89]
1.2 Semiconductor Manufacturing Process
The semiconductor manufacturing process for logic devices is a complex
process consisting of hundreds of discrete processing steps. These steps are
performed in series, culminating in electrical tests, before the chips are cut
and packaged for use. Blank wafers are passed through the major steps of
deposition, lithography, etch, doping, and chemical-mechanical planarization
5
(CMP) processes multiple times as layers of interconnects are patterned onto
the surface of the wafers. The deposition step is responsible for film formation
on the wafer surface followed by lithography. Lithography is followed by etch
and the combination of the two steps results in the circuit pattern transfer to
the surface of the wafer. Once the pattern is transferred the wafer is doped in
selective regions and another film is put on. CMP is used to level the surface.
This may need to be done before other transistor features are patterned on,
before metal layers are deposited, or before layers of interconnects are formed.
Figure 1.2 shows the basic manufacturing steps in semiconductor fabrication
and Figure 1.3 shows a series of diagrams depicting how the transistor is
patterned onto the wafer surface by undergoing the different processes involved
in manufacturing. Despite the simplicity of the manufacturing flow shown in
Figure 1.2 the actual wafer flow through a fab is complex. Each wafer follows
a different path because there are multiple tools that perform the same process
and each wafer may go through certain processing steps more than once. This
is because the same process may need to be performed at different points in
the manufacturing flow. Also adding to the complexity of the process is the
fact that most of the major processing steps consist of many steps themselves.
An example is lithography, that involves photo resist application, exposure,
development, etch, and photo resist removal steps. Combining all of these steps
over multiple layers results in upward of 300 processing steps to manufacture
most of the logic devices that are in use today.
6
Figure 1.2: Basic steps in a semiconductor manufacturing process [2, 52]
7
Figure 1.3: MOS fabrication sequence a) Blank p-type silicon wafer b) Depo-
sition is used to put an oxide layer on top of the silicon c) The lithographic
sequence starts by coating the wafer in photoresist d) The photoresist is ex-
posed and the unmasked regions are etched away e) The remaining photoresist
is removed f) The channel pockets are formed by doping g) The gate is pat-




Deposition is the process of depositing material on the surface of a
wafer. This is accomplished by growing thin films through processes like chem-
ical vapor deposition and physical vapor deposition, or coating the wafer, as
in molecular beam epitaxy and electrochemical deposition. Deposition is used
to deposit thermal oxides, dielectric layers, polycrystalline silicone, and metal
films, all of them playing critical roles in device production and functionality.
Most deposition tools process wafers in groups, or lots, and adjustment of the
process for individual wafers is not possible. The critical dimension measure-
ment associated with deposition is the thickness of the deposited material.
Ellipsometry is a technique used to measure film thickness. The thickness
measurement is based off of the changes in polarization of light reflected off
the surface of the material. In most manufacturing processes either a few
wafers are measured to determine the thickness CD or a separate test wafer is
measured to check the CD value and monitor the process.
1.2.2 Lithography
Lithography is the process of patterning the wafer with the geometric
features that form transistors, such as implant regions and contact windows,
and as mentioned earlier, involves many steps. A mask of the pattern to be
transferred is used to expose the uncovered portion of a wafer coated in pho-
toresist. The chemical properties of photoresist change during exposure so the
pattern specified by the mask is transferred to the wafer by flooding the wafer
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in a developer solution that removes the exposed photoresist, revealing the in-
sulation layer below. An etch process that etches the insulation layer, but not
the remaining photoresist, is used to transfer the pattern into the insulation
layer. Once the etching is complete the remaining photoresist is stripped away
leaving an insulation layer patterned like the mask. If a negative photoresist is
used then the pattern that is transferred is the inverse of the mask. Depending
on the type of equipment used wafers can be processed individually or in lots.
Photoresist is usually spin coated onto the wafer and this is done on a wafer
to wafer basis. Baking and etch steps can be performed on individual wafers
or lots and the exposure step is always performed on each wafer individually.
After the lithography process is complete the size or dimensions of the features
patterned onto the wafer are measured. One of the most important CDs deter-
mined during lithography, in terms of electrical functionality, is the gate length
pictured in Figure 1.1. This feature is difficult to measure and the gate con-
ductor width of a test strucure is often measured instead. This measurement
is made using a scanning electron microscope (SEM), which uses electron wave
lengths to create detailed images of the patterned features. Measurements of
other repeated line widths patterned during lithography are made using scat-
terometry, which uses the pattern of light diffracted from the patterned surface
to determine the size of the features. Usually scatterometry measurements are
used whenever possible because the SEM measurements take a long time and
require the wafer to be cut so that it is destroyed in the process. Scatterometry
tools measure each wafer individually but usually only a few of the wafers in
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each lot are measured to reduce testing time.
1.2.3 Etch
Etching is the process of removing part, or all, of a chemical layer on
the surface of a wafer and can be preformed in two ways, wet etching and dry
etching. Wet etch is useful for blanket etches of the entire wafer. Dry etching is
more suitable for removing patterned material and is the type of etching used
after lithography. Plasma etching, reactive ion etching, and sputter etching
are all dry etching methods. The etching process is performed on individual
wafers. The metrology measurement taken upon completion is the depth of the
etch. For the blanket etch case this is the thickness of material removed during
the etching process. For patterned etches the etch depth is measured and
sometimes the sidewall angle is measured as well. The sidewall angle measures
how close to perpendicular the wall of the groove formed during etching is to
the surface of the wafer. The metrology measurements measurements are
usually only made for a few of the wafers in each lot.
1.2.4 Doping
Doping is the process of adding known quantities of ion impurities
to wafers to change their electrical characteristics. This process is performed
many times in different regions of the wafer throughout manufacturing. Doping
is performed through ion implantation and diffusion. Ion implantation uses
an ion beam to implant the impurities and the doping distribution is mainly
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determined by the mass and energy of the implanted ions. Diffusion processes
expose the wafer surface to the dopant at high temperatures and the dopant
distribution is primarily a function of the temperature and diffusion time.
The doping process is performed on one wafer at a time and there are no
concentration measurements that can be made on product wafers. The sheet
resistance on pilot wafers can be used to approximate the doping concentration
but this is usually only done for calibration purposes.
1.2.5 Chemical-Mechanical Planarization
Chemical-mechanical planarization is a process used to create a flat
surface across the entire wafer. The planarization of the wafer surface allows
multiple levels interconnects to be patterned onto the wafer and is also effective
at reducing defect density. The CMP process moves the wafer against a pad,
with a slurry between the pad and the wafer surface that removes material,
leveling the surface. CMP utilizes mechanical material removal via abrasive
particles in the slurry and chemical material removal by agents in the slurry.
The result is a much more uniform and defect free surface than is achievable
through mechanical methods alone. CMP tools can process anywhere from
one to five wafers at a time. The metrology measurements that characterize
the CMP process are the thickness of the planarized surface and the surface
uniformity.
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1.3 Manufacturing Data and Availability
The types of data collected during manufacturing, and the availabil-
ity of the data for use, are important factors in designing control strategies
for semiconductor manufacturing processes. A wide array of different data
types, including wafer state data and equipment state data, are collected dur-
ing manufacturing. Wafer state data consists of measurements related to the
physical parameters of the wafer for each processing step and include the CD
and metrology measurements discussed in the previous sections. Equipment
state data are data collected on the processing parameters of the equipment,
such as temperatures, pressures, flow rates, and processing times. During most
processing steps equipment state data is collected on the processing variables
in order to monitor, and sometimes control, the process. After the processing
step is complete metrology data are measured to determine the state of the
wafer, including the CD values, for the completed step.
Due to the large number of processing steps, the cost of testing, and
the time it takes to make metrology measurements, metrology data for each
wafer may not be collected during manufacturing. Instead, only a subset of
wafers from each lot may be measured or a non-production wafer, also known
as a pilot wafer, may be included with the lot. In the latter situation, the pilot
wafer is measured instead of the wafers in the lot and that value is used to
monitor the process. In some situations metrology data may be delayed due
to the nature of the measurements being performed or no metrology data may
be available at all, as is the case with ion implantation. The lack of continuity
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in metrology measurements for a particular wafer from each processing step
creates many challenges during model building as well as control algorithm
development. These issues are addressed in this document so that the resulting
control strategy is applicable to real manufacturing processes.
1.4 Current Control Strategies
There are multiple layers of control that occur during semiconductor
manufacturing. The first layer of control is real time control at the equipment
level. Each of the processing steps described in the previous section are com-
plex chemical reactions. The equipment that performs these processes have
real time controllers that adjust temperatures, pressures, flow rates, and other
processing variables to ensure that the chemical reactions proceed as planned
in a safe, and somewhat consistent, manner. The equipment manufacturers
develop and tune the controllers and they are embedded in the tools such that
no work is needed on the part of the fab operator to implement or tune them
before the process can be successfully run on the tool. This level of control is
inherent in the system and operates independently for each wafer or batch of
wafers processed by the tool.
The next layer of control is implemented to achieve more consistency in
the process output, or metrology measurement, of each of the processing steps
by utilizing the fact that each wafer, or batch of wafers, is not independent.
This was first accomplished through statistical process control (SPC). SPC is
not actually a controller, but a method for monitoring a process so that ad-
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justments can be made when the process is deemed “out of control.” Research
over the last 15 years has led to the development of run-to-run (R2R) control,
which takes a more active role by making process adjustments before the pro-
cess has reached an “out of control” state. R2R controllers are discussed in
detail in Section 2.1. Most fabs in operation today have both SPC and R2R
controllers in operation, depending on the requirements of the processing step
that is being controlled. Either way, the goal of the second layer of control
is to maintain the CD, or other geometrical features, at their targeted values.
This type of control is process specific and is developed and implemented by
engineers in the fab. This layer of control uses information from the previously
processed wafers, or batches of wafers, when making process adjustments but
is independent of the upstream or downstream processes in the manufacturing
flow.
The goal of the third layer of control is to achieve CDs and other
geometric features that are closer to target by accounting for the upstream
and downstream processes when making adjustments to the current process.
In this layer information from a completed process is fed forward to the next
process so that control adjustments at the next step can use the information
from the previous step, as well as the information about previously processed
wafers at the next step, when making process adjustments. This layer is also
developed and implemented by engineers in the fab and is referred to as module
level control.
The focus of the different layers of controllers described so far is the
15
same: keeping geometric features at their targeted values. This methodology
indirectly works to keep electrical parameters on target because the geometric
features are consistently sized, but there is room for improvement. The current
controllers may be optimal at every step in the manufacturing process but the
optimality of each individual step does not always yield the optimal solution
for the entire process. Poorly tuned controllers, switching between products,
and metrology errors all contribute to manufacturing errors at each processing
step. As a result, small errors in each processing step can accumulate in up to
300 processing steps to produce large errors and even off-specification prod-
ucts, in terms of electrical parameters. To avoid the accumulation of errors
across many manufacturing steps coordination and the sharing of information
among these sequential steps must be considered. Fab-wide control strategies
have been proposed to address and facilitate coordination for the entire man-
ufacturing process [55, 67, 71]. In fab-wide control the focus is shifted from
controlling the individual manufacturing steps to controlling end of process-
ing parameters of interest, such as yield or electrical parameters. Fab-wide
controllers can make adjustments to later processing steps to account for er-
rors introduced in earlier processing steps in order to avoid severely off target
electrical parameters. Fab-wide controllers also have the added benefit of com-
pensating for metrology drift not handled by R2R control [14]. Work done by
Harrison et al. [34] showed that a fab-wide controller could significantly reduce
the variation in the erase time for a flash memory device. Fab-wide control
has shown great potential but no detailed and implementable control scheme
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has been developed to date. The goal of this dissertation is the development
of a fab-wide control algorithm that coordinates lower level R2R controllers
in order to reduce variability and improve overall quality in terms of electrical
parameters. The algorithm has enough detail and flexibility that it may be
implemented in a manufacturing environment and issues relating to implemen-
tation are discussed. This algorithm has the potential to increase yield and
provide cost savings by reducing variability and scrap during semiconductor
manufacturing.
1.5 Dissertation Outline
Now that the general goals of this dissertation have been discussed and
the basic manufacturing environment that the algorithm must work within
has been described the rest of the dissertaion is outlined as follows. Chapter
2 presents a detailed literature review of the relevant research in semiconduc-
tor manufacturing control, including R2R control, module level control, and
fab-wide control. There is also a review of other areas of research that are
applicable to the control strategies developed in this work. Chapter 3 dis-
cusses how the electrical parameter controller algorithm works and the three
major components that make up its design. Chapter 4 develops a simple, but
detailed, implementation of the EPC algorithm. Simulations and an indus-
trial case study are used to demonstrate the potential for the EPC strategy
and an assessment of the limitations of the particular implementation is made.
Chapter 5 discusses enhancements to the EPC algorithm to address many of
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the limitations outlined in Chapter 4. Simulations are used to demonstrate
the effectiveness of the enhancements. Chapter 6 presents two alternative im-
plementation strategies. The first is a different objective function formulation
for determining optimal set point calculations and the second is a Bayesian
approach that addresses the stochastic nature of manufacturing processes by
dealing with probabilities instead of deterministic values. Chapter 7 summa-




The different types of control that are implemented in a semiconductor
manufacturing fab are real-time equipment control, R2R control, and module
level control. A general description of each of these controllers is outlined
in Section 1.4. Real-time equipment controllers are tool specific controllers
that are responsible for controlling the chemical processes occurring within a
tool. They are embedded into the software and hardware that comes with
the processing equipment and are not adjustable or configurable by the tool
user. R2R controllers, module level controllers, and the control algorithms
presented in this dissertation are developed under the assumption that each
of the processes in the fab have real-time equipment controllers and they are
functioning normally. Real-time equipment controllers are generally simple
feedback control loops and they are not reviewed any further in this chapter.
The development or R2R control, module level control, and other algorithms




Much of the research in semiconductor manufacturing control has fo-
cused on run-to-run (R2R) control and it is the most commonly used advanced
control strategy in industry. R2R controllers act on an individual manufactur-
ing step to better control the quality measurement, or CD value, for that step.
This type of controller seeks to maintain output parameters at their specified
values by adjusting the recipe for the manufacturing process. The adjustments
are based on metrology data at the equipment level. Run-to-run control is an
attractive control strategy because it can be successfully applied when there
is no in-situ process information available during processing [5] and because of
the ability to apply it to any tool regardless of the manufacturer. Examples
of areas where R2R control has been applied can be found in [19, 33, 84, 100].
The first R2R controllers were an automated extension of the manual
adjustments made from SPC techniques. Examples of this are works by Guldi
[32] for controlling oxidation thickness and Leang and Spanos [46] for control-
ling the thickness and concentration of photoresist. Guldi’s controller only
makes an adjustment to the oxidation time when the oxidation thickness sets
off an SPC alarm. Once there is an alarm the adjustment is calculated using
a linear model relating the oxidation thickness and the oxidation time. Leang
and Spanos use an SPC based multivariate cumulative sum for control alarm
generation and use a response surface model to make adjustments. The most
widely used R2R controller combines commonly used (SPC) techniques and
advanced process control methodologies by monitoring the control moves and
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using a model to adjust processing parameters [48]. This method is proposed
as the gradual mode controller by Sachs et al. [78]. Instead of making adjust-
ments based off of control alarms Sachs et al. uses a controller that continually
makes small adjustments to the process. The process model is also continually
adjusted based off of previous data by weighting the historical data with an
exponentially weighted moving average (EWMA).
The EWMA R2R controller maintains a process output at its specified
value by adjusting the inputs to the manufacturing process. The inputs to
the manufacturing process are the tool states, or processing variables, that are
adjustable and directly related to the output measurements made at the end
of processing. The processing parameter adjustments are made based off of
the output metrology data from the previously processed wafer. EWMA R2R
controllers rely on a model relating the processing inputs to the processing
outputs to make the necessary process adjustments. In its simplest form the
process model is a linear model relating a processing parameter, ut, to an
output measurement, xt [56]
xt = But + at. (2.1)
In this formulation, B, is the model gain and at is the model bias term.
The processing parameter adjustment that is needed to keep the output on
target is determined by entering the target value for the output into the linear
model and calculating the processing parameter value that yields the targeted






The model is continually updated to reflect changes in the equipment
from run to run. It is the model updating that allows EWMA R2R controllers
to compensate for nonstationary processes. The model is updated after a
wafer has completed processing by using the measured output value for the
completed wafer and an exponentially weighted moving average to recalculate
the model bias, as shown in Equation 2.3
at = λ(xt−1 −But−1) + (1− λR2R)at−1. (2.3)
Here at−1 is the model bias term from the previous run and λR2R is
a weighting factor that ranges between zero and one. Small λR2R values are
more conservative and weight the previous model bias term more heavily than
the new data and vice versa for large λR2R values.
The use of a model to continuously make adjustments to the process-
ing parameters has provided improvements not achievable with SPC alone
[39]. This is because of how effectively the EWMA controller compensates
for nonstationary processes as compared to SPC. Drifting processes are very
common in semiconductor manufacturing due to the aging of equipment over
time. EWMA controllers do not preform well in the presence of deterministic
time dependent drift because the EWMA controller is not a minimum variance
controller for a drifting process [12]. This has led to the development of the
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double EWMA controller, or predictor corrector controller (PCC), proposed
by Butler and Stephani [5]. The double EWMA controller uses two EWMA
formulas, one for the model bias and the other for estimating the drift rate.
The PCC controller is modified by Chen and Guo [9] to adjust for the age of the
process. This allows the double EWMA controller to be applied to situations
where the data samples are not equally spaced in time. The use of and EWMA
controller where the model was selected based on the machine, process, and
material being used was proposed by Sullivan et al. [88]. EWMA based R2R
controllers effectively handle many of the process disturbances common in real
manufacturing environments which has led to their widespread use in industry.
This, in turn, has led to the use of the term R2R control to be synonymous
with EWMA based R2R control in many discussions.
The success of R2R controllers is based on the timely availability of
metrology data. As online metrology capabilities were developed, R2R con-
trollers made use of the newly available data for process control. For plasma
etching Bushman and Farrer [4] use scatterometry measurements for poly-gate
etch process monitoring and optical emission interferometry is used for end-
point detection in polysilicon plasma etch processing by Wong et al. [99]. New
CMP metrology is used for R2R control by Smith et al. [83] and temperature
control is performed using diffusive reflectance spectroscopy by Wang et al.
[94].
New algorithms and modeling techniques were incorporated into R2R
control in order to address a wider array of the complex chemical processes
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present in semiconductor manufacturing. An adaptive R2R controller for
plasma etch is proposed by Moyne et al. [58]. Fuzzy logic and a database
learning mechanism are incorporated into the R2R controller so it can easily
adapt to changing processes. Del Castillo and Yeh [15] develop an adaptive
R2R controller for linear and nonlinear processes and Qin et al. [70] propose
an adaptive R2R controller for adaptive thermal processing. Neural networks
are used by Smith and Boning [81] and Card et al. [7] to develop empiri-
cal nonlinear control models. Card et al. uses a dynamic neural network to
control a plasma etch process and Smith and Boning design an EWMA R2R
controller that utilizes a neural network for self-tuning purposes. Most of the
previously outlined methods do not explicitly model process disturbances or
accommodate processes with constraints, and they do not address multiple
input multiple output (MIMO) systems. To address these issues a model pre-
dictive control (MPC) strategy [60] from the traditional chemical industry is
applied to R2R control [59]. Campbell [6] applies MPC to CMP processes
and Edgar et al. [18] extends the MPC algorithm to lithography and rapid
thermal processing reactors. The stability conditions and tuning guidelines for
R2R controllers have also been examined. Ingolfsson and Sachs [39] examine
the stability and the sensitivity of an EWMA controller and Good and Qin
[30] analyze the stability of MIMO R2R controllers with metrology delay. An
analysis of sample size effects on double EWMA controller stability is provided
by Tseng and Hsu [91]. Methods for dealing with measurement and metrol-
ogy delays and inconsistent data have also been developed. Wang et al. [93]
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propose a method for handling metrology when time varying drifts are present
and Smith and Boning [82] develop a method for implementing double EWMA
with intermittent data sampling.
2.2 Module Level Control
R2R controllers have significantly improved manufacturing capabilities
but opportunities for further improvement are missed because typical R2R
controllers are set up to operate independently on individual processing steps
without any knowledge of other manufacturing steps. Since manufacturing
steps are often correlated, information from previous processing steps may
be relevant to the current processing step and can be used to better control
the current step. R2R controllers can be designed to allow feedforward and
feedback information between processes to achieve better performance [17].
This type of control is also known as module level control in semiconductor
manufacturing. These controllers take the CD measurement from a completed
step and provide that data to the controller for the next step. At the next
step the measurement is used to determine the recipe for the process that
will keep the process as close to target as possible given the measurement
information provided. Sachs et al. [77] first suggest using feedforward infor-
mation in a R2R controller design. They propose adding the measurement
from the previous step to the model used for R2R control and urge caution
when using feedfoward control because of the possibility of increased insta-
bility. Stoddard [86], Ruegsegger et al. [74], and El Chemali et al. [20] also
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suggest applications of feedforward control for semiconductor manufacturing
processes. Feedforward controller stability issue arises from the possibility of
making adjustments based off of noisy measurements. If this occurs the output
variance may end up greater than it was before feedforward control is applied
and it can even make the process unstable. The work by Ruegsegger et al.
addresses the potential stability problem that is present during feedforward
control.
2.3 Multistep Control
R2R controllers with feedforward control improve the output of the
processing step that receives the fedforward information but do not address
coordinating multiple steps, via a multistep controller, with end-of-process
measurements in mind. An example of this is the difference between feedfor-
ward control for a lithography and etch sequence and multistep control of the
steps involved in a lithography process. In the lithography and etch sequence
the lithography CD is fed forward to the etch process so that the etch pro-
cess controller can compensate for variations in the lithography CD, but the
lithography CD is not adjusted to better control the etch CD. In a three step
lithography process a multistep controller can adjust the outputs of steps one
and two to better control the CD measurement made after step three is com-
plete. Only a few works have proposed multistage controllers that adjust the
process inputs at multiple stages to control an end-of-process measurement.
A general algorithm, that is not specific to semiconductor manufacturing, is
26
proposed by Vaidyanathan [92]. It is a batch-wise myopic within batch opti-
mal controller that optimizes the current batch across process steps and uses
Bayesian techniques to account for uncertainty. A multistage controller for a
three stage photolithography sequence is proposed by Leang et al. [47]. The
controller determines input set points by working backwards from the target
value for the last process step. As it works backwards inputs for each process
are determined by centering each one into a predetermined acceptable region
of operation for that particular process. The predetermined region of accept-
able inputs is defined using a Monte Carlo simulation of the process that is
performed using the empirical equations used for controlling the process. Kim
and May [42] develop a neural network based multistage controller for a four
step via formation process sequence. Neural network models for each of the
individual processes and the overall process are developed. The inputs to the
overall neural network model are the adjustable inputs to each of the indi-
vidual processes and the outputs are the four outputs of the last individual
processing step. A genetic algorithm is used to generate new recipes for the
individual processes when an adjustment needs to be made. Another multi-
stage algorithm for a photolithography process is presented by Fenner et al.
[21]. The algorithm differs from the one developed by Leang et al. in that it
allows for multiple goals between stages to be optimized. The algorithm also
takes into account the synchronization of the process steps not considered in
previous work, and uses data from past runs for handling uncertainty.
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2.4 Fab-wide Control
The advantages of multistage control for sub-processes within a semi-
conductor manufacturing step can be extended to the whole manufacturing
process. In this context the steps that are adjusted to control the end of pro-
cess parameters are each of the manufacturing steps. The use of a fab-wide
control strategy is first mentioned by Telfeyan et al. [90]. Telfeyan et al.
acknowledge the need for a fab-wide controller and they design a CMP R2R
controller for use in a fab-wide control strategy. A framework for fab-wide
control, as well as supporting software and automation system requirements,
is presented by Edgar et al. [17]. They recommend a computer integrated
manufacturing system that would aid in data movement between equipment
in the fab, as well as keep track of controller model and recipe data. Chaudhry
et al. [8] propose the use of an active database to facilitate data availability
and decision making for a multistep fab-wide controller. The works discussed
so far do not specify the details of a fab-wide control scheme, such as de-
ciding the important outputs to control or how to coordinate the processing
steps. Qin and Sonderman [71] are the first to address important outputs to
control by suggesting that the end-of-process measurement of interest in fab-
wide control be the electrical parameters measured at the end of processing.
Moyne [55] suggests that yield should be the focus of fab-wide control. Qin
et al. [67] adds further detail to fab-wide controller design by proposing a
three level hierarchical control framework that integrates the fab-wide con-
troller with module level and R2R controllers to facilitate fab-wide control in
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terms of electrical parameters. Harrison et al. [34] are the first to present
an algorithm for determining the control adjustments made between the pro-
cessing steps in a fab-wide control scheme, as well as to address the modeling
and process updating aspects of a fab-wide controller that are necessary for its
functionality. They use a multi-step supervisory controller to control the erase
time of a flash memory device and their work showes the potential variance
reduction that can be achieved with a multi-step fab-wide control scheme. In
work done by Qin et al. [68] the major components of a fab-wide algorithm
are presented. Qin et al. also discuss the similarities and differences between
fab-wide control and batch control in the chemical processing industry.
2.5 Complementary Literature
This section provides a review of other literature that is relevant to the
work done in this dissertation.
2.5.1 Batch Control
Despite the differences outlined by Qin et al. [68], batch process control
algorithms offer applicable methodologies for making adjustments at each step
of a multi-step manufacturing process because most batch control algorithms
manipulate the batch trajectory at specific points during the batch process.
Each processing step in a multi-step process can be viewed as analogous to
each segment of the batch trajectory. Data from completed processing steps
in a multi-step manufacturing process is equivalent to batch trajectory data
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from the completed segments and the batch control algorithms can be mod-
ified to determine set points for future processing steps. Methods for batch
trajectory manipulation using theoretical models are described by Crowley
and Choi [11] and Ruppin et al. [75]. Both of these strategies use sequential
quadratic programming techniques at specified time intervals but are difficult
to implement because they require detailed theoretical model knowledge or are
computationally intensive. In order to design batch controllers that can make
use of historical data several controllers that make use of empirical models are
proposed. Russell et al. [76] develop a controller for use with regression and
neural network models and Flores-Cerrillo and MacGregor [22] present a con-
troller for within batch control, as well as batch to batch control, that is based
on a partial least squares model. The partial least squares model is used to
represent the process with a reduced number of latent variables but the control
adjustments are still made in the original variable space. In later works by
Flores-Cerrillo and MacGregor [24, 25] control algorithms are proposed that
perform the control moves in the latent variable space.
2.5.2 Real Time Optimization
An important feature of the proposed EPC scheme is the ability to
provide real-time optimized targets to lower-level controllers. Real-time opti-
mization is used widely in feedback and model predictive control for process
optimization and optimal trajectory calculations. Mahadevan and Doyle [49]
present efficient optimization approaches for nonlinear model predictive con-
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trol and Pistikopoulos et al. [64] suggest the use of an off-line parametric tool
for online optimization. Marlin and Hrymak [50] suggest real time operations
optimization methods for continuous processes. Research has also focused on
the model requirements and the accuracy necessary for real-time optimization.
Yip and Marlin [102] analyze the effects of model fidelity on real-time opti-
mization performance and Forbes et al. [26] discuss model requirements for
good optimization performance. Real-time estimation has also been used for
online parameter estimation and model updating. Yip and Marlin [101] pro-
pose a method for accommodating multiple data sets when performing model
updates in real-time optimization and Krishnan et al. [43] discuss a robust
parameter estimation method for online optimization.
2.5.3 Missing Data Algorithms
Missing data algorithms are methods for estimating missing process
measurements by taking advantage of the information stored in the correla-
tion structure of the historical data for the process and the currently available
data. These algorithms are used when the process is modeled using latent
variable methods, such as partial least squares or principle component analy-
sis. The performance of the EPC algorithm presented in this dissertation is
improved when combined with a missing data algorithm so a brief review of
the literature is pertinent. There are two types of missing data - measure-
ments that are missing in a historical data set that will be used for model
building and measurements that are missing from a recently measured data
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vector when a model already exists. Algorithms for building latent variable
models with missing data in the model building data set are proposed by Wold
et al. (1983) and Marten and Naes [51, 97]. Nelson et al. [61] present three
algorithms for predicting new missing data from an existing model and analyze
the error associated with each of the methods.
2.6 Summary
EWMA based R2R controllers are the foundation of advanced process
control in semiconductor manufacturing. Literature surrounding the develop-
ment and advancement of R2R controllers, as well as the basic formulation for
an EWMA based R2R controller, are reviewed in this chapter. Works describ-
ing the coordination of multiple manufacturing steps by using module level
control and multistep control are also presented. The idea of coordinating
multiple steps can be extended to fab-wide control and a literature review of
the fab-wide controller literature is presented. Chapter 3 elaborates on the
specific requirements for implementing a fab-wide control algorithm and later
chapters will bring together fabwide control and the work done in batch control
and missing data algorithms.
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Chapter 3
Electrical Parameter Control Components and
Requirements
The fab-wide controller developed in this dissertation focuses on electri-
cal parameters as the end of processing parameters of interest. The proposed
control scheme would provide a top-level controller that integrates indepen-
dently operating R2R controllers and manufacturing steps without R2R con-
trol by providing them with optimized set points. The optimized set points
are determined with the goal of reducing electrical parameter variation. This
multi-step electrical parameter control (EPC) strategy is illustrated in Fig-
ure 3.1. The fab-wide controller uses metrology data from the completed pro-
cessing steps, nominal or estimated values for the subsequent processing steps,
and a device model to determine optimized targets for later processing steps.
The electrical test measurements are used to update the model. This control
scheme makes use of later processing steps to respond to errors introduced
earlier in the manufacturing process. Process variations can be reduced by
applying an EPC scheme that uses available data from completed processing
steps to directly control electrical parameters. The direct control of electrical
parameters via a fab-wide control framework introduces a new layer of con-
trol that can compensate for metrology drifts, coordinate R2R controllers by
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generating optimized targets for each processing step, and reduce variation in
electrical parameters.
Figure 3.1: Fab-wide control block diagram
The EPC design involves three major components: a model used for
prediction that relates processing parameters to electrical parameters, an al-
gorithm to determine the optimal set points for subsequent processing steps
using data from completed processing steps, and a method for updating the
prediction model so that continues to represent the current process. The spe-




A prediction model relating geometric properties to electrical param-
eters for logic devices is necessary for electrical parameter control. A good
prediction model is important to the success of the EPC controller because
control moves are based off of the model. A poor model will lead to poor con-
trol and the possibility of increasing the output variation instead of reducing
it. Most existing semiconductor process models relate operating conditions to
geometric parameters, such as a model relating the etch CD to the etch time,
which is a processing parameter that can be adjusting during etch operations.
These types of models are primarily used for R2R control and each step in the
manufacturing process has different models associated with that step. These
models work well for R2R control but are not useful for predicting the electrical
properties of completed wafers. The development of a model that can predict
electrical parameters from metrology data is necessary for the EPC scheme.
In addition to predictive capabilities, the model needs to generate predictions
in real time because the model outputs need to be calculated before the next
processing step can occur. One needs to be able to optimize the model in real
time because it will be used in the determination of optimal set points for
subsequent processing steps during manufacturing.
Both physics-based first principles models and data-driven models are
able to meet the requirements needed for fab-wide control. There are many
advantages and disadvantages for each type of model. Physics-based models
are valid for large operating ranges and data-driven models are only useful
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within the range of data used to build the model. Very specific knowledge
of the device being modeled, as well as enough data to sufficiently estimate
all model parameters is required for physics-based models. Also, these mod-
els tend to be complex and are not good candidates for real time prediction
and optimization. Also, most existing physics based models only predict one
electrical parameter so multiple complex models would be needed to predict
each of the electrical parameters of interest. For these reasons data driven
models are used for this project. Data-driven models do not require as much
device specific information, however knowledge of the process and device func-
tionality is important for selecting the relevant inputs for the model. Of the
approximately 300 processing steps involved in device fabrication only a subset
of these processes are useful for controlling each electrical parameter. Also,
data driven models make it easier to use different data sets for different types
of devices, without having to find accurate physics-based models for each type
of device.
Many types of data-driven models exist in the literature today. Some
of the most widely used and simple to develop models are regression models
[54, 95]. Regression techniques can be used to develop linear and nonlinear
models and includes partial linear regression models which are also known as
partial least squares (PLS) models. Other data driven modeling methods in-
clude neural networks [16, 73] and Bayesian models [10, 28]. Neural networks
are an attempt to mathematically replicate the connectivity, operations, and
pathway formation, via learning behavior, of neurons in the brain. Complex
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combinations of functions are laid out in a network structure and the network
is trained to determine the weights associated with the various combinations
of functions. Bayesian modeling is a method for using probability distribu-
tions of the data to determine distributions for model parameters, as opposed
to point estimates. Bayesian model averaging is a technique for combining
multiple models when it is unclear which model best describes the system
[72]. Regression as well as Bayesian models are considered in EPC algorithm
development.
3.2 EPC Algorithm
The EPC algorithm takes a device model of the device being manufac-
tured, metrology data from completed processing steps, and expected values
for the future processing steps and uses this information to predict the elec-
trical parameter values for the wafers currently being processed. Based on
how close the predicted electrical parameter values are to the target values a
decision to make a control move is made. If a control move needs to be made
the device model and available metrology data from completed steps are used
to determine optimized targets for the subsequent processing steps. These
targets are calculated to ensure that the wafers meet all of the electrical pa-
rameter requirements at the end of processing. The optimized targets are the
set points for the lower-level R2R controllers and they are calculated by mini-
mizing the difference between the predicted and targeted electrical parameter
values. The objective function for the minimization is defined in Equation 3.1.
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If no control move needs to be made the targets for the future processing steps
remain at the nominal values. A flowchart of the EPC algorithm is shown in
Figure 3.2.
Figure 3.2: Flow chart of the EPC algorithm for step i
min
x̂2
‖ytarget − f(x1, x̂2)‖2 + λEPC‖x̂2 − x2,nom‖2 (3.1)
s.t. x2,min ≤ x̂2 ≤ x2,max
ymin ≤ f(x1, x̂2) ≤ ymax
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Here vector ytarget contains the desired electrical parameter values, x1
represents the input values for completed processing steps, x̂2 represents the
input values for subsequent processing steps, and λEPC is a weighting factor.
The constraints set the appropriate lower and upper limits for x̂2. The variable
being optimized is x̂2. The predicted electrical parameter values are obtained
from the function, f , which is a model relating electrical parameters to input
parameters, x1 and x̂2. The second term in the objective function penalizes
large changes in the input values, so that the input targets will not change
drastically between groups of wafers that are processed. This helps produce
stable targets for the lower-level R2R controllers. The constraints and target
values can be specified by product specifications and requirements or they can
be user determined values that are reasonable for the process. If f is linear
then the objective function is quadratic so a minimum is guaranteed. If f is
not linear then more analysis is necessary to determine if a minimum exists
and if it is a global or a local minimum.
The formulation of the objective function is flexible and weights can be
added in the event that some of the electrical parameters are more important
than others. Also, other functions of x̂2 can be added to the objective function
if necessary. This is useful if there are other processing parameters that are
functions of x̂2 that need to be kept within specifications but they do not affect
the electrical parameter values.
The target re-optimization occurs after new metrology data is measured
for each processing step so only the most recent optimized target gets used.
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It is not necessary to calculate optimized targets for all of the subsequent
processing steps but it allows the adjustments that are made at each step to
be smaller because no one step is attempting to bring the outputs back on
target. The optimization needs to be performed in a timely manner since the
wafers can not start the next processing step until the optimal set point for
that step has been determined.
3.3 Model Updating
As metrology data, processes, and materials change over time the model
needs to be updated to reflect these changes. The model updating algorithm
will depend on the type of model used for the EPC scheme. For a simple
linear model updating will be accomplished with model parameter estimation
from recent process data. The model parameters estimates are obtained by
minimizing the difference between electrical test data and predicted values






‖(y(k)− f(x1(k), θ)‖2 + λMU‖θ − θnom‖2. (3.2)
Where y(k) is a vector of electrical parameters, f is the model that
predicts electrical parameters from the inputs, x1 is the input vector, θ is a
vector of the model parameters to be estimated, θnom is the current vector of
model parameters, λMU is a weighting factor, and N is the number of lots or
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wafers that have completed processing since the model was last updated. The
second term in the minimization penalizes large changes in model parameters
between updates. This ensures that the model is updated in response to long
term changes in the operating conditions but not to transient errors.
For a PLS model, updating can be accomplished by using a recursive
partial least squares (RPLS) algorithm with a forgetting factor [66] or adding a
model bias term and updating the model bias using an exponentially weighted
average, similar to that used in R2R control. Both methods allow the PLS
model to be updated without the need to invert the data matrix, which can
be time consuming if the data set is large. The forgetting factor enables the
RPLS algorithm to adjust to slowly time varying processes by lowering the
weighting factor for older data. This is accomplished through the weighted
average in the model bias update.
3.4 Electrical Test Measurement Delay
Due to the nature of semiconductor manufacturing there is significant
delay time between wafer processing and wafer electrical test measurements.
The delay time can be anywhere from a few weeks to three months, depending
on the specifics of the manufacturing process. Electrical measurements are
often made after each metallization process before another layer of intercon-
nects is patterned onto the wafer. These measurements can be used in lieu of
the end of process electrical parameter measurements to reduce the delay time
between processing and measurement. Delays this large can make modeling
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and controlling the process difficult. It may seem unreasonable to make pro-
cess adjustments when the impact of the adjustments will not be known for
weeks at a time, but this amount of process lag time is present when manual
adjustments are made by process engineers in the fab, even when no EPC con-
troller is present. Instead of having process engineers review data and make
adjustments when the electrical parameters drift too far away from target the
EPC controller can make automatic adjustments before the process drifts sig-
nificantly. In order to have confidence in the adjustments that are being made
it is necessary to have a model that accurately reflects the process under con-
trol. That is why developing and updating the EPC model is instrumental
in applying EPC effectively. The ability to constrain the process adjustments
also allows control moves to be made with more confidence.
3.5 Summary
The requirements for the device model and a basic mathematical formu-
lation of the EPC algorithm and the model updating algorithm are described
in detail. There are many different ways to implement an electrical parameter
controller and Chapter 4, Chapter 5, and Chapter 6 describe three implemen-
tation options in detail. Simulations are used to determine the effectiveness of




The first step in evaluating the effectiveness and potential of the EPC
algorithm is to test it on a simple system using a basic implementation. The
more complex aspects of the algorithm can be developed using the simple
implementation as a starting point. The results from this system can be used
as a baseline for evaluating the algorithm when it is applied to more complex
manufacturing scenarios.
4.1 Modeling
In this implementation the predictive model used to relate electrical
parameters to processing parameters is a simple linear model. It can accom-
modate multiple inputs as well as multiple outputs and the parameters can
be determined from a least squares solution using a reasonable sized data set
and assuming all of the inputs are independent. The model equation and least
squares parameter regression solution are given in Equation 4.1 and Equa-
tion 4.2,
Y = θX + ε (4.1)
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θ = (XT X)−1XT Y. (4.2)
Where X is the n × 1 input matrix, Y is the m × 1 output vector, ε
is the model residual vector, and θ is the m × n regressed parameter vector.
To estimate the model parameters θ, X and Y data from experimental design
and historical operations can be used to obtain the least squares estimates.
4.2 EPC algorithm
The EPC algorithm uses data from completed processing steps, the
linear model described in Equation 4.1, and expected values for future pro-
cessing steps to predict electrical parameter values. The predictions are used
to determine if a control move needs to be made. If so, the model and the
available data for completed steps are used to determine the optimal set points
for the subsequent processing steps. The optimal set points, x̂2, are calculated
by minimizing the difference between predicted and targeted electrical param-
eters. The objective function described in Section 3.2 is modified using the
linear model as the predictive function. The objective function specific to this
implementation takes the form:
min
x̂2
‖ytarget − θ[x1 x̂2]‖2 + λEPC‖x̂2 − x2,nom‖2 (4.3)
s.t. x2,min ≤ x̂2 ≤ x2,max
ymin ≤ θ[x1 x̂2] ≤ ymax
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The x matrix gets partitioned into sub-matrices x1, that contains data
from the completed processing steps, and x̂2 that represents the optimal set
points for the subsequent processing steps. In order to rearrange the objec-
tive function into the standard quadratic form the parameter matrix, θ, needs
to be partitioned in a similar fashion as the x matrix. The parameters that
multiply x1 are partitioned into θ1 and the parameters that multiply x̂2 are
partitioned into θ2. Once this is completed the objective function in Equa-
tion 4.3 can be rearranged into the standard quadratic programming form










(θT2 θ2 + λEPCI)
G = −((ytarget − θ1x1)T θ2 + λEPCxT2,nom).
The unconstrained case has a closed form solution for the optimal set
points given in Equation 4.5.
x̂2 = −(2H)−1GT (4.5)
The constrained case requires using a quadratic solver such as the quad-
prog function found in the Matlab Optimization Toolbox [37].
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4.3 Model Updating
4.3.1 Model Bias Updating
The predictive model needs to be updated occasionally so that it accu-
rately reflects the current process and can reject disturbances, such as drift.
For this implementation the predictive model will be updated with a model
bias term, bk. The model bias term is a weighted sum of the difference between
the predicted and actual electrical parameter values and the previous value of
the bias term.
ŷk = θxk + bk (4.6)
where




(yi − ŷi) (4.7)
Here w is the number of lots that have completed processing since
the last model bias coefficient was calculated and k is the number of times the
model has been updated. Equation 4.7 is essentially an exponentially weighted
moving average filter.
4.3.2 Whole Model Updating
In some situations it may be desirable to update the model gain instead
of just the model bias term. This is easily accomplished by using the new
process data to recalculate the model parameters using Equation 4.2. Though
the calculation is simple it is necessary to examine the validity of the parameter
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estimates when using data obtained with the controller turned on.
First a simple two input one output process is examined. In this simpli-
fied scenario the first process step is not adjusted and the target for the second
processing step is determined using the measurement from the first processing
step. The set point value for the second step can be calculated explicitly and





Assuming the actual measurement for the second processing step is
modeled as the set point value plus a measurement error, ε, the closed loop



















When the least squares model is recalculated this data matrix is used
for the model parameter calculation in Equation 4.2. Since the second col-
umn is not a linear combination of the first column, the matrix, (XT X)−1,
will exist and the estimates obtained with controlled data are valid. A sim-
ilar analysis was done with a three input one output system where the set
points for the future steps are calculated using the objective function in Equa-
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tion 4.4. The second and third column of the resulting data matrix are shown



























As in the two input case, the second column is not a linear combination
of the first column and third column is not a linear combination of the first and
second columns so the data matrix, (XT X), will be invertible. This analysis
shows that parameter updates can be performed with data taken when the
controller is turned on.
The ability to recalculate the least squares model with closed loop data
does not necessarily guarantee that the estimates will reflect the actual process
gain. In order to determine whether using closed loop data affects the qual-
ity of the gain estimates a simulation is performed. The simulation assumes
there are ten inputs and three outputs and control moves are made on steps
three through ten. Three of the inputs are independent and the other seven
are correlated with the three independent inputs. The first 500 data points
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Table 4.1: Output y1% difference between actual model gains and the model
gain used for EPC control, the model gain calculated from data with no control,
and the model gain calculated from closed loop data with EPC control
y1
Input EPC Model Open Loop Closed Loop
x1 3.51% 3.16% 0.68%
x2 11.80% 27.52% 17.96%
x3 2.04% 6.50% 5.98%
x4 26.95% 17.70% 18.40%
x5 1.36% 0.55% 1.69%
x6 52.82% 53.46% 58.44%
x7 0.80% 8.11% 5.37%
x8 4.59% 1.53% 0.47%
x9 7.01% 3.24% 3.27%
x10 4.45% 0.45% 5.87%
are used to build the least squares model used in the EPC algorithm. The
simulation is run with no control and with the EPC controller turned on. The
second 500 data points are measured for each case. Table 4.1, Table 4.2, and
Table 4.3 show the percentage difference between the actual model gains and
the least squares estimates of the model gains used for EPC control, the least
squares estimates of the model gains with no control, and the least squares
estimates of the model gains with EPC control for each of the three outputs.
The data indicates that using the closed loop data obtains estimates that are
similar in quality to open loop estimates. Some of the variables, such as x6,
show large errors in all estimates and this is because not all of the variables
are independent.
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Table 4.2: Output y2% difference between actual model gains and the model
gain used for EPC control, the model gain calculated from data with no control,
and the model gain calculated from closed loop data with EPC control
y2
Input EPC Model Open Loop Closed Loop
x1 15.05% 10.41% 14.45%
x2 11.26% 29.56% 30.20%
x3 5.88% 0.88% 1.23%
x4 2.44% 6.58% 7.52%
x5 4.96% 0.76% 2.69%
x6 1.96% 6.17% 5.50%
x7 9.58% 10.01% 1.44%
x8 8.93% 2.89% 2.77%
x9 20.26% 22.25% 10.93%
x10 5.44% 20.34% 1.28%
4.4 Simulation
To evaluate the effectiveness of the proposed EPC algorithm a semi-
conductor fabrication process was simulated. Due to the importance of having
an adequate model for EPC, a simulation to assess the effect of model quality
on control performance was investigated, as well as the controller performance
with various noise and constraint combinations. The simulated fab process has
13 processing steps and 4 outputs. The simulation is a two layer process where
data for the 13 processing steps are generated using a R2R control simulation
and data for the four electrical parameters is generated in a fab-wide simula-
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Table 4.3: Output y3% difference between actual model gains and the model
gain used for EPC control, the model gain calculated from data with no control,
and the model gain calculated from closed loop data with EPC control
y3
Input EPC Model Open Loop Closed Loop
x1 1.91% 47.81% 30.95%
x2 18.03% 5.11% 14.95%
x3 16.00% 11.80% 10.56%
x4 4.50% 2.28% 5.46%
x5 5.72% 11.25% 5.10%
x6 9.81% 5.48% 2.31%
x7 6.12% 4.91% 1.65%
x8 94.51% 45.31% 17.38%
x9 1.85% 19.00% 14.06%
x10 11.43% 0.17% 2.72%
tion using the R2R simulation data. A block diagram showing the simulation
set up is shown in Figure 4.1.
4.4.1 R2R Controller Simulation
The R2R controller simulation inputs a set point for the output asso-
ciated with the process the R2R controller is acting on and returns an output
value for that process. The simulation includes an integrated moving aver-
age (IMA(1,1)) disturbance, metrology error, and R2R controller model error.
IMA(1,1) noise is defined in Equation 4.12. IMA(1,1) is a nonstationary drift
model that is applicable to manufacturing processes where machine parts de-
grade over time [3, 13]. The IMA disturbance is d, ε is normally distributed
noise with standard deviation σ that is independent between wafers processed,
and θima is a parameter that represents the degree of nonstationarity.
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Figure 4.1: Block diagram of simulation data and noise
∆dk = dk − dk−1 = εk − θimaεk−1 (4.12)
The simulation generates the output of the process according to Equa-
tion 4.13.
xcd,k = b(1 + berrorεb,k)uk + ak + dk + merrorεm,k (4.13)
The output generated by the simulation is x, b is the model gain, a is
the model bias, u is the process input that is defined by the R2R control law in
Equation 2.2 and Equation 2.3, d is the IMA disturbance, the model error is a
normally distributed random error given by εb,k with standard deviation berror,
and the metrology error is also normally distributed with standard deviation
merror. The values of the error parameters are listed in Table 4.4
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Table 4.4: R2R Controller Simulation Errors
Type Error
Metrology Error, merror 0.015
R2R Controller Parameter Error, berror 0.02
IMA Standard Deviation, σ 0.005
IMA Nonstationarity Parameter, θima 0.3
4.4.2 Fab-wide Simulation
The fabrication simulation generates electrical parameter data using a
linear model relating the 13 inputs, which are the outputs of the R2R con-
troller simulation, to the four electrical parameter outputs. The 13 inputs are
independent of each other. Normally distributed measurement error and an
IMA(1,1) disturbance are added to the electrical parameters. The electrical
parameter values are generated from Equation 4.14.
y = θx + d + merrorεep (4.14)
Matrix y contains the electrical parameters, θ is the gain matrix, x are
the outputs of the R2R controller simulations, d is an IMA disturbance, and
merror is the measurement error. The values for the error parameters are listed
in Table 4.5.
The EPC algorithm requires a process model, so the simulation is run
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Table 4.5: Fab-wide Simulation Errors
Type Error
Measurement Error, merror 0.1
IMA Standard Deviation, σ 0.1
IMA Nonstationarity Parameter, θima 0.3
without the controller turned on to generate a training data set. A process
model is derived from the training data set as described in Section 4.1. This
ensures that the model used for simulating the process and the model used for
control are not the same.
Once the predictive model is calculated the simulation is run with the
EPC controller turned on. The EPC controller acts on one wafer at a time
and uses all of the available CD measurements from the completed steps and
the expected values of the CD measurements from the subsequent processing
steps to predict the electrical parameters. The decision to make a control
move is made if all of the predicted electrical parameter values are greater
than one standard deviation away from their targets, based on the historical
data used to build the model. If the decision to make a control move is
made the optimal set points for the subsequent processing steps are calculated
from Equation 4.4. The wafer then moves onto the next processing step and
the optimal set point is used at the next step. In a real fabrication process
adjustments can not be made at every step so in this simulation, adjustments
are made at all processing steps except the first and the fourth steps.
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4.5 Results
4.5.1 Model Quality Study
The predictive model is an important piece of the EPC algorithm be-
cause the control move decisions and the control moves are only useful if the
model adequately represents the process that is being controlled. In order to
get a better understanding of the model fidelity requirements to achieve ade-
quate control a model quality study is performed. To demonstrate the effects
of model quality on controller performance three test cases with models of
varying quality were simulated. For these test cases there are no constraints
on the controller adjustments and the only process noises are metrology error
and an IMA disturbance. The model quality is evaluated using the coefficient
of determination, R2, which is well suited for evaluating regression models.
The model’s R2 statistics were adjusted by changing the standard deviations
of the normally distributed noise used in the electrical parameter IMA(1,1)
disturbance and the electrical parameter measurement error. The R2 statistic
for each model is summarized in Table 4.6.
The simulation was run 100 times and the mean and standard deviation
values for the four electrical parameter outputs, Y1, Y2, Y3, and Y4 were
averaged. This study indicates that the model quality significantly impacts
the algorithms effectiveness but even when using models with R2 values on
the order of 0.6 - 0.7 output variations can be reduced.
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Table 4.6: Model quality effects on controller performance
Output R2 Value STD Improvement
Case 1 Y1 0.63 21.9 %
Y2 0.64 21.2 %
Y3 0.70 26.5 %
Y4 0.73 28.5 %
Case 2 Y1 0.81 43.0 %
Y2 0.82 43.6 %
Y3 0.85 49.6 %
Y4 0.87 49.0 %
Case 3 Y1 0.99 74.5 %
Y2 0.99 75.4 %
Y3 0.99 78.7 %
Y4 0.99 79.3 %
4.5.2 EPC Performance Study
Simulations are used to demonstrate the effectiveness of the EPC algo-
rithm in varying noise and disturbance environments with and without con-
straints. Models with low R2 values are used since it is difficult to obtain
industrial data with better correlations. The model correlations are shown in
Table 4.7.
The simulation used to evaluate the EPC algorithm performance with
offset disturbances and constraints examines four test cases. Case 1 shows
performance in the presence of the IMA(1,1) disturbance and process noise,
Case 2 shows performance in the presence of the IMA(1,1) disturbance, process
noise, and a metrology offset of 0.008 in the second step and -0.008 in the
fourth processing step, Case 3 is the same as Case 1 except that the controller
constrains the calculated set point value and the difference between the last
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set point and the calculated set point value, ∆ûk = ûk − ûk−1, and Case 4
applies the same constraints to Case 2. The constraints for Cases 3 and 4 are
−0.035 ≤ ûk ≤ 0.035
−0.02 ≤ ∆ûk ≤ 0.02
The simulation was run 100 times and the mean and standard deviation values
for the electrical parameters, Y1, Y2, Y3, and Y4 were averaged. A summary
of this data is shown in Table 4.7. Figures 3-6 show a sample output for each
case. The first 100 data points are the training data set and the second 100
data points show the improvement after the controller has been turned on. For
all four cases the EPC algorithm keeps the outputs very close to their set point
values of zero and significantly reduced variations in the outputs as shown by
the reduction in standard deviation values. As expected the controller is less
effective when constraints are in place as indicated by less improvement in the
standard deviation for Cases 3 and 4 as compared to Cases 1 and 2 respectively.
4.6 Industrial Case Study
Industrial data obtained from Texas Instruments is used to further
demonstrate the effectiveness of the EPC algorithm. The data set used consists
of 13 input variables, such as gate lengths and doping concentrations, and
four outputs variables, such as parametric transistor drive current and leakage
current. The data is taken when no inline set points are manipulated with a
supervisory controller and the data is modeled using ordinary least squares.
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Table 4.7: Output mean and standard deviation improvements with control
R2 Mean STD Improvement
Case 1 Y1 0.63 -0.039 21.9 %
Y2 0.64 -0.034 21.2 %
Y3 0.70 -0.043 26.5 %
Y4 0.73 -0.031 28.5 %
Case 2 Y1 0.63 0.032 17.6 %
Y2 0.64 0.029 21.0 %
Y3 0.70 0.0086 24.1 %
Y4 0.73 0.026 27.1 %
Case 3 Y1 0.63 -0.042 9.0 %
Y2 0.64 -.04 12.0 %
Y3 0.70 -0.053 14.1 %
Y4 0.73 -0.023 16.7 %
Case 4 Y1 0.63 -0.047 10.8 %
Y2 0.64 -0.052 13.8 %
Y3 0.70 -0.052 15.8 %
Y4 0.73 -0.028 19.8 %
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Figure 4.2: Case 1 - IMA(1,1) disturbance and process noise
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Figure 4.3: Case 2 - IMA(1,1) disturbance, process noise, and metrology offset
at Steps 2 and 4
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Figure 4.4: Case 3 - IMA(1,1) disturbance and process noise with constraints
on the manipulated variable
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Figure 4.5: Case 4 - IMA(1,1) disturbance, process noise, and metrology offset
at Steps 2 and 4 with constraints on the manipulated variable
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The change in the process output values with EPC applied are calculated
by taking the difference between the actual set points and the optimized set
points calculated by the controller and multiplying them by the corresponding
coefficient in the least squares model as shown in Equation 4.15.
ycntrl = yactual + θx(xcntrl − xactual) (4.15)
For this particular process the controller was only allowed to determine
the set point for the 13th step of the process. Results are summarized in
Table 4.8. Figure 4.6 shows the N channel leakage current values before and
after control is applied. The horizontal lines indicate the standard deviation
before and after control is applied. The data shows that the EPC algorithm
effectively reduces the output variation in all four process outputs.
This industrial example is still an idealized case since real production
fabs have multiple products running on multiple tools and metrology delay
impedes the access to real time information. In a real manufacturing environ-
ment it may be necessary to use different models for different tools because
the offsets and biases included in the model might be different. If a process-
ing step has metrology delay the process target or average value can used for
prediction purposed until the data becomes available.
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Table 4.8: Industrial Data Improvements
















Data without control: Std = 1
Data with control: Std = 0.7
Figure 4.6: Industrial Data with and without control
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4.7 Limitations
The EPC algorithm described in this chapter has many limitations
based on the assumptions made about the manufacturing process that is being
controlled. The assumptions made in this formulation are that all of the CD
variables are independent, CD metrology data is available for each wafer before
the next processing step is performed, and adjustments can be made on a wafer
to wafer basis. In most manufacturing environments these assumptions will
not hold. Process outputs from step to step are usually correlated, which
means that an adjustment made in step n can also affect the outcome of step
n + 1. Those effects were not accounted for when determining set points for
subsequent processing steps. Data availability is another important problem
that was not addressed in this formulation. In most semiconductor fabrication
processes CD metrology data is not measured for every wafer in every lot.
Instead, a subset of wafers in each lot is measured and the same wafer is not
necessarily measured after each processing step. This provides challenges for
model building as well as process adjustments. Data availability is also affected
by metrology delay. In these situations metrology from the most recent step
is not available before the next lot begins processing on that step. The next





The usefulness of the EPC algorithm depends on its ability to provide
variance reduction in real manufacturing environments. As mentioned in Sec-
tion 4.7, there are many complex issues that need to be addressed for this
to happen. The major problems are correlations between the CD data that
need to be taken into account when adjustments are made, the unavailability
of data for each wafer after each processing step, which affects model building
as well as control, and the inability to make wafer level adjustments at each
processing step.
In order to take the correlation structure of the data into account a
PLS model can be used instead of a least squares model. The PLS model
can be combined with a missing data algorithm so that models can be built
from data sets where measurements are not available for each wafer from each
processing step. This greatly increases the amount of historical data that can
be used for model building. The PLS model and a missing data algorithm
can also be used to get better electrical parameter predictions. The electrical
parameter values are predicted using the measured data from completed pro-
cessing steps and historical or nominal values for the subsequent processing
66
steps. Then a control decision is made based on the prediction. Instead of
using the nominal or historical average values for the subsequent processing
steps the missing data algorithm can be used to predict more accurate values.
This way better electrical parameter predictions are made that lead to better
control decisions. Also, the PLS model and the missing data algorithm can
be used to compensate for metrology delay. The metrology delayed measure-
ments can be replaced with values calculated using the missing data algorithm
until the actual metrology data becomes available. Another advantage of the
PLS model is that it can be used with the batch control algorithm outlined
by Flores-Cerrillo and MacGregor [23] to calculate control moves in the latent
variable space. This allows the controller to take into account the correlations
between CD measurements when making adjustments to the future processing
steps.
5.1 PLS Modeling
A PLS model is obtained by taking data matrices X and Y and project-
ing them onto lower dimensional subspaces. The subspaces used to represent
the original data are known as latent variables. The input and output data
matrices can then be represented in latent variable form as shown in Equa-
tion 5.1. A detailed description of the NIPALS algorithm used for PLS model
building can be found in [27].
X = TP T + E (5.1)
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Y = TQT + F
Here T = XR is the latent variable score matrix that captures most
of the variance, P and Q are the loading matrices, and E and F are the
residuals. The number of latent variables used in the PLS model is determined
by the user. There are many methods of selecting the optimum number of
latent variables [40, 69, 96] and the cross validation with predicted error sum
of squares (PRESS) [96] was used for the models in this chapter.
5.2 Missing Data Algorithm
Data availability is instrumental in making good control decisions and
control moves. The EPC algorithm uses data from complete processing steps
and expected values for subsequent processing steps in making control deci-
sions. Metrology delays and the fact that not all wafers are measured from
every lot can prevent data from being available for model building, as well as
when it is needed at the next processing step for control move decisions. The
PLS model provides a convenient format for model building with missing data,
estimating the missing metrology data, and estimating the expected values for
future processing steps by using the correlation structure between variables
contained in the model.
5.2.1 Missing Data Replacement with an Existing Model
The missing data algorithm estimates the missing data by determining
values for the missing variables that minimize the residuals of the reconstructed
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variables projected onto the model. To do this a matrix is formed where each
of the missing variables is represented by a unit column vector in the direction
corresponding to the missing variable. These vectors are combined to form
matrix Ei, that represents the directions of all the missing variables. The
available variables are contained in a column vector, xa, that has zeros in
place of the missing variables, and the missing variables are in vector, zm. The
reconstructed data set, xr, is represented by Equation 5.2.
xr = xa + Eizm (5.2)
The residuals of the reconstructed variables projected onto the model,
x̃r, are shown in Equation 5.3.
x̃r = x̃a + Ẽizm (5.3)
where
x̃a = (I − PRT )xa (5.4)
Ẽi = (I − PRT )Ei (5.5)
To reconstruct the missing variables the residuals are minimized. The
solution to the minimization, with some manipulation, yields the reconstructed
variable calculation given in Equation 5.6.
xr = (I − Ei(ẼiT Ẽi)−1ẼiT )xa (5.6)
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The usefulness of the reconstructed variables depends on the strength
of the correlation between the missing and available variables. This can be
evaluated by calculating the variance of reconstruction error (VRE) for the
missing variable as described in [69] and comparing it to the variance of the
historical data for the same variable. If the VRE is less than the historical
data variance, then the estimates will yield better predictions than using the
historical average, otherwise the historical average should be used.
5.2.2 Model Building with Missing Data
Most fabrication facilities measure CD data for a subset of wafers in
each lot because it is too time consuming and costly to do otherwise and
because the subset of wafers measured for each processing step is not the
same. This is problematic when building models based on historical data
because regression models require full matrices of data. The PLS modeling
algorithm, NIPALS, can be modified with the single component projection
method for missing data replacement to allow model building with missing
data. The modifications to the NIPALS algorithm are described in [27, 61].
5.3 Latent Variable Control
The correlations between CD measurements are useful because they
make it possible to use the missing data techniques outlined in Section 5.2.1,
but they are problematic when determining control moves. If the correlations
are not taken into account when calculating the optimal set points for the
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subsequent processing steps then changing the next step can cause unantic-
ipated, and sub-optimal, changes in the later processing steps. In order to
factor in the correlation in CD variables a method for calculating the optimal
set points in the latent variable space is used [24]. This method was originally
used to control batch product quality through trajectory manipulation but it
can be easily integrated into the EPC algorithm. The PLS model scores, t̂T ,
are calculated using the data from completed steps, x1, estimates or nominal
set points for the later processing steps, x̂2, and the PLS model matrix R as
shown in Equation 5.7.
t̂T = [x1 x̂2]R (5.7)
The optimal set points are calculated by minimizing the difference be-
tween the predicted and targeted electrical parameters and the minimization




(ŷ − ytarget)T (ŷ − ytarget) + ∆tT W∆t (5.8)
s.t. ŷT = (∆t + t̂)T QT
Here ∆tT = tT − t̂T is the vector of optimal changes in the score, tT
are the new optimal scores, Q is a matrix from the PLS model, and W is a
weighting matrix for the movement suppression term of the objective function.
Once the optimal score changes are computed they need to be mapped back
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to optimal changes in the set points for the subsequent processing steps. This
is accomplished using Equation 5.9.
x̂2
T = (tToptimal − xT1 W1)(P T2 W2)−1P T2 (5.9)
Here W1, W2, and P2 are created by partitioning the PLS model ma-
trices, W and P , to match the partitioned data matrices x1 and x̂2.
5.4 PLS Model Updating
The PLS model needs to be updated in order for it to adequately reflect
slow changes in the process. The model can be updated by recalculating a
model bias term after a few lots have been processed. The model bias term
is the weighted average of the previous model bias term and the difference
between the predicted and actual electrical parameter values for the lots that
completed processing since the last update. The PLS model with the bias
update is shown in Equation 5.10 and the model bias term calculation is given
in Equation 5.11.
Ŷk = XkRQ
T + Bk (5.10)




(Yi − Ŷi) (5.11)
Here Bk is the model bias term, w is the number of lots that have
completed processing since the last update, and λMU is a weighting factor.
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If the process has changed significantly and the entire model needs to
be updated instead of just the bias term there are two approaches. One is to
recalculate the PLS model with more current data and the other is to use the
recursive partial least squares method described in [66]. The latter method
requires less computing power since it does not involve inverting the entire
data matrix.
5.5 Lot Level Control
The lack of CD data available for individual wafers in a lot, combined
with the inability to make wafer level adjustments at each processing step, cre-
ates an environment where it is difficult to make control decisions and control
moves at the wafer level. This problem can be solved by predicting electrical
parameter values and calculating control moves for all of the wafers available in
the lot and then averaging the values. The implemented control moves would
be the average of the control moves for the individual wafers whose data is
available in each lot. Similarly, the control move decisions will be based on
the average of the predicted electrical parameter values for each wafer whose
data is available in the lot. These calculations are shown in Equation 5.12 and
Equation 5.13, where ŷ represents the predicted electrical parameter values, x̂2
contains the optimal set points for the subsequent processing steps, and n is














The industrial data shown in Figure 5.1 justifies using lot averages
for control decisions and control moves. The wafer data, represented by the
blue line, has been plotted so that wafers within the same lot are connected
together. The red line represents the lot average for each of the lots and the
black lines are the ±1σ lines that are at 1 and -1 respectively, since the data
has been normalized. By looking at the plot it is easy to see that the averages
for some of the lots fall outside of the standard deviation lines. Moving the
averages of these lots, via lot to lot control, will reduce the variability in the
process.
5.6 Simulation
Two simulations are performed to determine how well the proposed en-
hancements to the EPC algorithm perform. The first simulation compares the
performance of the EPC algorithm described in Chapter 4 with the same algo-
rithm combined with missing value calculations for prediction purposes. It also
compares those two implementations with the latent variable EPC algorithm
combined with missing value calculations for predictions. The second simula-
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Wafer to Wafer and Lot to Lot Variations
Wafer Data
Lot Average
Figure 5.1: Industrial data showing wafer to wafer and lot to lot variations
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tion investigates how well lot level control works with missing measurements
and the latent variable EPC algorithm.
5.6.1 EPC Algorithm Comparison
The purpose of this simulation is to see how much improvement the
EPC algorithm enhancements provide. The simulation has ten inputs and
three outputs. The inputs are correlated and adjustments are made starting
at the fourth processing step. For this simulation CD data is available for
every wafer after each processing step and there is the ability to make wafer
level adjustments. The simulation generates 1000 data points and the first
500 are used for model building. The last 500 points are generated with no
control and then regenerated with each of the different controllers turned on so
that the results can be compared directly. Test case one is the EPC algorithm
described in Chapter 4. This algorithm formulation uses the least squares
model for prediction and control. It also uses the nominal set point values for
later processing steps when making predictions that are used to make control
move decisions. Test case two is the same EPC algorithm as in test case one but
instead of using nominal set points for predictions that facilitate control move
decisions it uses the PLS missing data algorithm to calculate values for later
processing steps. Test case three uses the latent variable algorithm described
in Section 5.3 and uses the nominal set points for prediction and control move
decisions. Test case four uses the latent variable control algorithm combined
with the PLS missing data algorithm to calculate values for the later processing
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Table 5.1: Test Case Descriptions
Test Case EPC Algorithm Method Subsequent Processing Data
1 Least Squares Nominal Set Point
2 Least Squares PLS Missing Data
3 Latent Variable Nominal Set Point
4 Latent Variable PLS Missing Data
Table 5.2: Results for the Latent Variable EPC Algorithm Comparison Simu-
lation
Test Case y1 STD y2 STD y3 STD
No Control Data 2.1360 2.0411 2.3136
TC 1 Data 1.8548 1.7667 2.0058
% Improvement 13.2% 13.4% 13.3%
TC 2 Data 1.7282 1.6396 1.8916
% Improvement 19.1% 19.7% 18.2%
TC 3 Data 1.7793 1.7104 2.0036
% Improvement 16.7% 16.2% 13.4%
TC 4 Data 1.6115 1.4969 1.7332
% Improvement 24.6% 26.7% 25.1%
steps. In all of the test cases involving the missing data algorithm the missing
data estimates are only used when the VRE is less than the historical variation
for the parameter. If the VRE is greater than the historical variation then the
nominal set point is used instead. The four test cases are summarized in
Table 5.1 and the results are summarized in Table 5.2.
The simulation results show that using the missing data algorithm
yields significant improvements for both the least squares and the latent vari-
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able implementation of the EPC algorithm. This makes sense because the
algorithm bases its control decisions off of the electrical parameter predictions
and the better the predictions are the more likely control move decisions are
the appropriate ones. The simulation results also show that the latent variable
EPC algorithm combined with the PLS missing data algorithm for predictions
yields the most improvements in environments where the CD measurements
are correlated.
5.6.2 Latent EPC with Lot to Lot Adjustment
The purpose of this simulation is to evaluate lot to lot adjustments
versus wafer to wafer adjustments when only a subset of the wafers in a lot
have measurement data available. This simulation uses the latent variable
EPC algorithm and the missing data prediction algorithm as well.
The manufacturing process that is simulated has 13 processing steps
and two electrical parameter outputs to control. Three of the processing steps
are independent and they have lower level R2R controllers acting at those
steps. The outputs for those steps are calculated in the same manner as the
R2R control simulation described in Section 4.4.1. The other 10 processing
steps are correlated with the three independent processing steps and do not
have R2R controllers. Instead, they allow for manual adjustment of the set
point. The outputs for those steps are calculated using Equation 5.14.
xout = CXind + xsp + εx (5.14)
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Here xout is the output for the processing step, Xind is a matrix of the
three independent processing step values, C is the gain matrix relating the
independent processing steps to the dependent ones, xsp is the set point for
the processing step, and ε is normally distributed process noise. The electrical
parameter outputs are calculated the same way as in the fab-wide simulation
described in Section 4.4.2 except that another noise term is added. The noise
term is the same for each lot of wafers and is used to model the lot by lot
variation seen in the industrial data. The electrical parameter calculation
with the added noise term is shown in Equation 5.15
Yep,ij = θXcd,ij + dij + merror,ijεep + lerror,jεl i = 1...24 j = 1...m. (5.15)
Here lerror,j = 0.2 is the standard deviation of the normally distributed
lot error and m is the number of lots. The other variables and their values are
defined in Section 4.4.2.
To simulate the environment where only a subset of the wafers from
each lot are measured and available for use, the data for the first five wafers of
every lot are used for model building as well as control decisions and control
move calculations. To model the process, data is generated with no controller
and a PLS model is built from that data. Adjustments to the process can
be made starting at the fifth processing step and at all of the subsequent
processing steps. The wafer to wafer noise and lot to noise levels are similar
to the noise levels shown in the industrial data. The average of the predicted
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Table 5.3: Test Case Descriptions
Control Type Output 1 Output 2
Wafer to Wafer Without Control 0.6258 0.6181
With Control 0.4530 0.4498
% Improvement 27.6% 27.2%
Lot to Lot Without Control 0.6292 0.6479
With Control 0.4995 0.5058
% Improvement 20.6% 21.2%
electrical parameters for the five wafers in each lot are used to determine if
control moves are made. If a control move is made the average of the control
move calculated for each of the five wafers is applied to the entire lot. In
Table 5.3 the performance of the simulation is compared to data for the same
process but with wafer level adjustments and plots of the output for wafer level
control and lot level control are shown in Figure 5.2 and Figure 5.3 respectively.
The results of the simulation show that wafer to wafer control yields
better results that lot to lot control. This is expected since wafer to wafer
control can fix problematic wafers within a lot and not just entire lots that are
problematic. The simulation also shows that lot to lot control can accomplish
significant improvements and is a viable strategy for controlling manufacturing
processes when wafer to wafer control is not an option.
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Figure 5.2: Output data with wafer to wafer EPC control applied
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Figure 5.3: Output data with lot to lot EPC control applied
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5.7 Limitations
The major limitation of the latent variable EPC algorithm has to do
with invertibility issues in the calculation of the optimal set points for the
subsequent processing steps. When the number of missing variables to estimate
is less than the number of latent variables in the PLS model it is possible for
the P T2 R2 matrix to be rank deficient. The inverse of this term is used in the
optimal set point calculation given in Equation 5.9. There are a couple of
solutions to this problem. The first is simply to not make adjustments at the
remaining steps. This option is not ideal because these are the last few chances
to make adjustments. The second option is to collect data for processing steps
that occur after that last step where adjustments should be made. If these
later steps are correlated with earlier ones they can be put into the model and
used make the number of steps remaining greater than the number of latent




Two alternative methods to implementing the EPC algorithm are dis-
cussed in this chapter. The first method is a technique used for multi-step
control in photolithographic sequences that is applied to fab-wide control. The
second method is a Bayesian approach to the EPC algorithm that addresses
the stochastic nature of semiconductor manufacturing processes.
6.1 Cost Function EPC Implementation
The cost function approach to multi-step control was first proposed by
Leang et al. [47] to control a sequence of photolithographic processing steps.
Empirical models relating the inputs and outputs of each processing step were
used to perform a Monte Carlo simulation. The results of the simulation
yielded acceptable input regions corresponding to acceptable output regions
for each of the processing steps. The limits of the acceptable regions are
used to determine the weights, or costs, used in the objective function that is
set up for calculating optimal input values for the next processing step. For





ki(yi − yi,target)2 (6.1)
Here y represents the process outputs, k are the scaling coefficients,
and p is the number of process outputs. The scaling coefficients are calculated
so that the cost function equals one when a process output is at the edge of
its acceptable region, assuming the other process outputs are on target. If
the outputs are correlated, as is often the case, principle component analysis
(PCA) is used to decorrelate the outputs. PCA is similar to PLS because
the algorithm projects the data onto lower dimensional subspaces. These sub-
spaces are orthogonal so that the new variables that represent the data are
independent. PCA is discussed in detail in [98]. When the outputs are corre-
lated the cost function expression is altered to reflect the transformation and






kij(yi − yi,target)(yj − yj,target) (6.2)
Here the scaling coefficients, kij, are calculated in the same manner as
the ki coefficients in Equation 6.1 except the PCA transformation is involved.
In order to calculate the optimal set points for the later processing steps the
cost function is minimized over the remaining inputs. To facilitate this the
empirical equation relating the inputs and the outputs, yi = f(x1, ..., xn),
is substituted into the cost function for yi using the available x data from
completed processing steps.
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6.1.1 Cost Function Simulation
The purpose of this simulation is to evaluate the effectiveness of the
cost function objective compared to the other EPC formulations already pre-
sented. In order to do this the same manufacturing simulation described in
Section 5.6.1 is used. This simulation has ten manufacturing steps and three
electrical parameter outputs to control and the EPC algorithm is performed
on a wafer to wafer basis. Since the outputs of this simulation are correlated
a PCA model of the outputs is built, Y = TP T , and the cost function in the




km,pca(ypm − ytargetpm)2 (6.3)
Here kpca are the scaling coefficients for the latent variable cost function,
pm is the m
th column of the loading matrix, P , from the PCA model, ytarget
are the target values for the outputs, and n is the number of latent variables.
The scaling coefficients are calculated using the cost function by setting the
cost to one when an output m is at its upper limit, ym,ul, and all the other
outputs are on target. This calculation is shown in Equation 6.4.
km,pca =
1
(ym,ulpm − ym,targetpm)2 m = 1...n (6.4)
The scaling coefficients are transformed into the decorrelated scaling






Here pij is the i
thjth entry in the loading matrix, P . Once the decorre-
lated scaling coefficients are calculated the simulation is performed using the
cost function defined in Equation 6.2. For this simulation the target values for
the outputs were the historical averages and the upper limits for the outputs
were one standard deviation from the historical averages.
The test cases investigated in the simulation are summarized in Ta-
ble 6.1. Test case one uses the least squares implementation with the PLS
missing data algorithm for prediction, test case two uses the latent EPC algo-
rithm with the PLS missing data algorithm for prediction, test case three uses
the cost function method with three latent variables and the PLS missing data
algorithm, and test case four uses the cost function method with two latent
variables and the PLS missing data algorithm. The results are summarized in
Table 6.2.
Table 6.1: Test Case Descriptions for Cost Function Comparison
Test Case EPC Algorithm Method Subsequent Processing Data
1 Least Squares PLS Missing Data
2 Latent Variable PLS Missing Data
3 Cost Function 3 LV PLS Missing Data
4 Cost Function 2 LV PLS Missing Data
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Table 6.2: Results for the Cost Function Comparison Simulation
Test Case y1 STD y2 STD y3 STD
No Control Data 2.1360 2.0411 2.3136
TC 1 Data 1.7282 1.6396 1.8916
% Improvement 19.1% 19.7% 18.2%
TC 2 Data 1.6115 1.4969 1.7332
% Improvement 24.6% 26.7% 25.1%
TC 3 Data 1.3685 1.3072 2.2128
% Improvement 36.0% 36.0% 4.38%
TC 4 Data 1.1757 1.4105 1.5262
% Improvement 45.0% 30.9% 34.0%
The results show that the cost function approach has the ability to
outperform the latent EPC algorithm in all three outputs but its success is
dependent on the number of latent variables chosen for the PCA model of
the outputs. In this particular simulation only two independent directions
of variance were needed to represent the three outputs. When three latent
variables were used, the third latent variable only modeled the noise level in
the system. Using the loading vector for the third latent variable to determine
weights for the system was not meaningful and the result is poor improvement
in the third output. The performance increases for the third and first variable
and decreases a little for the second variable when the two meaningful latent
variables are used for weighting calculations.
6.2 Bayesian EPC Implementation
The Bayesian approach to the EPC algorithm addresses the stochastic
nature of the semiconductor manufacturing environment by dealing with the
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probabilities of events occurring instead of calculating deterministic outcomes
for each event. In this formulation the CD measurements for each process-
ing step are considered random variables. The electrical parameter outputs
are functions of the CD measurement random variables, and are themselves
random variables. The functional relationship between the CD random vari-
ables and the electrical parameter random variables can be written as shown
in Equation 6.6.
Y = g(X1, ..., Xn) (6.6)
Here, Y , is the electrical parameter random variable, g is the function
relating the CD measurement random variables to the electrical parameter
random variables, X are the CD measurement random variables, and n is
the number of processing steps. Assuming the joint probability density func-
tion (PDF) for the CD measurement random variables is known the electrical
parameter PDF can be calculated [63]. The standard calculation can be cum-
bersome to work with and an alternative method based on the Dirac delta
function is proposed by Au and Tam [1] and shown in Equation 6.7. This
functional form can be easily extended to joint distributions of several func-
tions as described in [41], which is a useful property for dealing with more




fX(x)δ[y − g(x)]dx (6.7)
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Here fY (y) represents the electrical parameter probability density func-
tion, x contains the vector of input variables, fX(x) represents the joint prob-
ability density function for the inputs, and Rn shows that this is an n dimen-
sional integral over all of the inputs.
Adapting the EPC algorithm for the Bayesian approach involves using
probabilities to make control moves and control move decisions. Instead of
using a deterministic model and data from completed processing steps to pre-
dict the electrical parameters values, Equation 6.7 is modified to calculate the
probability that the electrical parameters will be within a specific range, given
the CD data from completed processing steps. This range can be based on
product specifications or other metrics. The electrical parameter PDF, given
data from completed steps, is calculated as shown in Equation 6.8.
fY (y|x1, ..., xi) =
∫
Rn fX(x)δ[y − g(x)]dxi+1...dxn∫
Rn fX(x)dxi+1...dxn
(6.8)
Here x1, ..., xi is the available data from the i completed processing
steps and the integrals are taken over the remaining i + 1 to n subsequent
processing steps. The conditional PDF for the electrical parameters, given
available processing data, is integrated over the desired range, yll to yul, to
determine the probability that the electrical parameters will be within that
range, as shown in Equation 6.9.
P{yll < y < yul} =
∫ yul
yll
fY (y|x1, ..., xi)dy (6.9)
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Based off of the calculated probability, the decision to make a control
move can be made. If the CD measurements from completed processing steps
have known measurement errors associated with them this can be factored in
to the PDF for the electrical parameters by performing all n integrals and
integrating between the error bounds for each of the completed steps instead
of evaluating the PDF at the data points.
If a control action is necessary the control move can also be determined
by using the electrical parameter conditional PDF given in Equation 6.8. This
formulation is shown in Equation 6.10. For this purpose Equation 6.8 is eval-
uated with the conditions of the known CD data, x1...xi, and the value for the
next processing step, xi+1. Since xi+1 is not known the electrical parameter
PDF is a function of xi+1 as well as y. Then the probability of the electri-
cal parameters being in the range yll to yul is determined using Equation 6.9
and the resulting probability will be a function of the unknown processing
step value, xi+1. This function can be maximized over xi+1 to determine the
optimal set point for the next processing step.
fY (y|x1, ..., xi+1) = f(y, xi+1) (6.10)
max
xi+1
P{yll < y < yul} = f(xi+1) =
∫ yul
yll
fY (y|x1, ..., xi+1)dy
The process described here only calculates the optimal move for the
next step. If it is advantageous to distribute the corrections over multiple
steps then the conditional electrical parameter probability should be deter-
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mined with all of the steps over which adjustments need to be made included
in the conditional statement. If all of the process inputs are included in the
determination of the set point for the subsequent processing step then the max-
imization can take place using the functional relationship, Y = g(X1, ..., Xn),
instead.
6.2.1 Bayesian EPC Simulation
The purpose of this simulation is to determine the viability of the
Bayesian formulation of the EPC algorithm. The results of this simulation
are not directly comparable to the simulations done in Section 5.6.1 and Sec-
tion 6.1.1 because assumptions are made to simplify the process that is being
simulated. The assumptions are necessary because of the complexity of the
integrals involved in the Bayesian formulation. The system under simula-
tion has four processing steps and one electrical parameter output to control
and adjustments are made at the third and fourth processing steps. The CD
measurements from each of the four processing steps are assumed to be in-
dependent, normally distributed, random variables with different means and
variances. The independence assumption simplifies the computation of the
electrical parameter probabilities and the optimal set point calculations. The
electrical parameter random variable is related to the CD measurement ran-
dom variables by the function shown in Equation 6.11.
Y = g(X1, ..., Xn) = α1X1 + α2X2 + α3X3 + α4X4 (6.11)
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Since the processing steps are independent, the electrical parameter
conditional PDF calculation is simplified because the joint distribution, fX(x),
is equal to the product of the individual PDFs for the each of the processing
steps. Using the independent normal distributions, the resulting electrical
parameter conditional PDF, given data for steps one and two, is shown in
Equation 6.12 and the electrical parameter PDF, given data from steps one,
two, and three, is shown in Equation 6.13.











fX3(x3)fX4(x4)δ[y − α1x1 − α2x2 − α3x3 − α4x4]dx3dx4
fY (y|x1, x2, x3) =
∫ ∞
−∞













The first integral is performed by recalling that the integral of the
product of a function and a delta function is given by Equation 6.14 [31].
∫ ∞
−∞
f(x)δ(x− a)dx = f(a) (6.14)
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Using this property of the delta function and substituting the normal
distributions the integrals are evaluated. The PDFs are now given in Equa-
tion 6.15 and Equation 6.16.
























fY (y|x1, x2, x3) = fX4
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The calculation of the PY (y|x1, x2, x3) is complete but the PDF for
the PY (y|x1, x2) requires one more integral calculation. The exponent is a
quadratic function in x4 and the integral of an exponential with a quadratic












Rearranging the exponent, using Equation 6.17, and performing tedious
algebra results in the electrical parameter PDF, given data from steps one and
two, as shown in Equation 6.18.
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Equation 6.18 and Equation 6.16 are integrated between the upper and
lower limits of the electrical parameter output to determine the probability
that the electrical parameter is within the desired range, given the available
data. In this simulation the upper and lower limits for the electrical parameter
are one standard deviation above and below the electrical parameter process
mean of the simulation with no control. For this simulation, the control move
threshold after each step is different, depending on the available data. To de-
termine what the threshold should be the probability of the electrical param-
eters being on target was calculated hundreds of times and the distributions
were examined. Based on the distributions a threshold was selected. When
step one and step two data is available the probability that the electrical pa-
rameter is on target needs to be less than 0.4 before a control move is made.
When data for steps one, two, and three are available the probability needs to
be less than 0.65 before a control move is made.
If a control move needs to be made, the optimal set point for the next
step is determined by finding the value that maximizes the probability that
the electrical parameter will be within its specified range, conditional on the
available data, as shown in Equation 6.10. For this simulation the optimal set
point for step three is the value of x3 that is the solution to Equation 6.19.
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Table 6.3: Bayesian EPC Performance
Mean STD
Without Control 0.4545 0.4988












The optimal set point for step four is calculated according to Equa-
tion 6.20
x4,sp =
ytarget − α1x1 − α2x2 − α3x3
α4
(6.20)
The results of this simulation are shown in Table 6.3. The simulation
results indicate that the standard deviation of the electrical parameter out-
put can be reduced by up to 47%, which is a significant improvement for any
manufacturing process. Given this simplified and ideal scenario, it is unre-
alistic to expect such dramatic results if this method were applied in a real
manufacturing environment.
6.2.2 Limitations
The limitations of the Bayesian EPC implementation have to do with
the ability to determine the PDFs associated with the process and the com-
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plexity of the integrals necessary to execute this algorithm. The independence
assumption in the simulation simplifies the calculations but is not a practi-
cal assumption. Developing probability distributions requires historical data
and the higher the dimensionality of the process the more data is necessary.
Despite multiple methods for density estimation [80], determining the joint
PDF for processes with only a few correlated manufacturing steps could prove
difficult. Assuming the density functions are available implementation could
still be challenging. If the density estimates can be integrated numerically it is
feasible to use this method but if the PDFs are functions, as in the simulation
example here, the complexity of the integrals that need to be performed could




This dissertation has presented detailed implementation strategies for
a fab-wide electrical parameter controller, including modeling techniques, op-
timal set point calculations, and model updating methods for each one. Each
of the EPC algorithms is evaluated and its effectiveness is compared to that
of the other algorithms, and their limitations are discussed.
The least squares EPC algorithm uses a least squares model for pre-
diction and control. Control moves are determined by minimizing the differ-
ence between predicted and targeted electrical parameters. The least squares
EPC algorithm was shown to effectively reduce electrical parameter variations
through simulations, as well as an industrial case study. A model quality study
was also preformed and showed that models with R2 values as low as 0.6 are
adequate for implementing the least squares EPC algorithm. The least squares
EPC algorithm achieves its best results when the inputs are not significantly
correlated.
In most manufacturing environments the processing steps are corre-
lated and in these situations the latent variable EPC method yields better
control results. The latent variable EPC algorithm calculates control moves
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in the latent variable space so that the variable correlations are taken into
account. The latent variable EPC method can be combined with missing data
estimation to make better electrical parameter predictions. A simulation com-
paring the least squares EPC algorithm with and without using missing data
estimation to the latent variable EPC algorithm with missing data estimation
is performed. The results show that processes with correlated manufacturing
steps are best controlled by the latent variable EPC algorithm with missing
data estimation. A simulation is also used to examine the use of lot level
control based off the measurements of a subset of wafers in each lot and the
results show that lot level control is feasible.
A cost function based approach is presented that utilizes a user defined
acceptable input region and the cost associated with each input is used to
re-center the process when control adjustments need to be made. When there
are correlated outputs a PCA transformation is applied to the outputs so
that each one is independent before determining the costs. A simulation is
performed and the cost function formulation can achieve significant reductions
in electrical parameter variance compared to the latent variable EPC algorithm
when the correct number of variables are chosen for the PCA model.
A Bayesian EPC algorithm is described that bases control moves and
control move decisions on probabilities instead of deterministic predictions.
The probability that the electrical parameters are within a user defined ac-
ceptable range is determined, conditional on the data from the completed
manufacturing steps. This probability is maximized to determine the optimal
99
control move for the next processing step. A simulation is performed and the
results indicate that this method can effectively reduce electrical parameter
variations. The practicality of the Bayesian EPC algorithm is severely limited
due to the difficulty in obtaining probability density functions and the complex
computations involved in the algorithms implementation.
This dissertation has presented detailed algorithmic implementations
for fab-wide control and there is room for more work in the area. So far
only empirical models have been used but the potential for physics based first
principle models needs to be examined. This work does not outline how to in-
tegrate the fab-wide EPC controller with module level feedforward controllers
that already combine multiple steps in manufacturing and this should be inves-
tigated. Lastly these ideas need to be implemented on a pilot manufacturing
line to assess performance in a real manufacturing environment. Once this has
been accomplished the algorithm can be refined further.
In conclusion, four methods for implementing fab-wide EPC have been
proposed. Simulations and an industrial case study have been performed to
show that each method has been successful at reducing electrical parameter
variations, though some are significantly better than others depending on the
nature of the process that is under control. The area of fab-wide EPC has
the potential to greatly improve semiconductor manufacturing performance
through increased yield and reduced cost and continued work in the area is
needed to realize this potential.
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